Inventor:

Winston G. Scott

Title:

Methods of Forming Transistor Gates; and Methods of Forming

Programmable Read-Only Memory Constructions

Assignee:

Micron Technology, Inc.

INFORMATION DISCLOSURE STATEMENT

PURSUANT TO 37 C.F.R. §§1.56, 1.97 AND 1.98

In compliance with 37 C.F.R. §§1.56, 1.97 and 1.98, your attention is directed to the United States patents and other references listed on the attached Form PTO-1449.

The listed references were cited by, or submitted to, the Office in the parent, co-pending application of the above-identified application. The above-identified application is a continuation of co-pending application Serial No. 09/876,722 filed June 6, 2001. Such prior disclosure is sufficient for the above-identified application as far as copies of the references are concerned. 37 C.F.R. §1.98(d) and MPEP §609(2). No admission is made regarding whether all the submitted references are prior art.

Citation of these references is respectfully requested.

Respectfully submitted,

Dated: 8/5/2003

Attornev:

David G. Latwesen, Ph.D.

Reg. #38,533

WELLS ST. JOHN P.S.

Form PTO-14	49	U.S. DEPARTMENT OF COMME. PATENT AND TRADEMARK OFF					ATTY. DOCKET NO. MI22-2375				PRIORITY SERIAL NO. 09/876,722		
LIST OF ART CITED I (Use several sheets						APP Wins	LICANT ston G. Scott						
						PRIORITY FILING DATE 6/6/01				PRIORITY GROUP 2812			
					U.S. PAT	ENT DOCUMENTS							
*Examiner Initial		Document Number		Date		Name			Class Subclass		ass	Filing Date If Appropriate	
	AA	6,033,952		03/00	Yasumur	a et al.	t al.						
	AB	6,124,168		9/2000	Ong								
	AC	5,668,705		11/97	Bergemo	nt							
	AD	5,866,448 5,858,847		2/99	Pradeep	et al.				ļ			
	AE			1/99	Zhou et	al.	1.						
<u></u>	AF												
	AG												
	АН												
	AI						-						
	AJ			<u> </u>									
	AK									L.			·
	AL												
		<u> </u>		1	FOREIGN	PATENT DOCUMEN	VTS_		-				
	ĺ	Document Number		Date	Country		Class	Subclass	Translation				
 	 											Yes	No
ļ	AM AN							 	-				
	AO												
	AP							No.					
		-	от	HER REFEREN	CES (includ	ing Author, Title, Dat	e, Perti	nent Pages, Etc	.)				
	AR	Watanabe, H. et al., "Novel 0.44μm² Ti-Salicide STI Cell Technology for High-Density NOR Flash Memories and High Performance									rmance		
			Embedded App	olication", IEEE	1998, pp. 3	98, pp. 36.2.1 - 36.2.4.							
	AS	Wolf, S., "Silicon Processing for the VLSI Era", Vol. 2, pp. 632-635.											
	AT MITSUBISHI ELECTRIC WEBSITE: Reprinted from website http://www.mitsubishielectric.com/r and d/tech showcase/ts8.php							case/ts8.php	on				
		3/29/2001: "8. Production Line Application of a Fine Hole Pattern-Formation Technology for Semiconductors", on 3/29/2001, 4 pgs.								1, 4 pgs.			
EXAMINER	EXAMINER					DATE CONSIDERED							
			ence considered, whe			nformance with MPE	EP 609;	Draw line the	ough citation	if not	in con	nformance an	d not

Form PTO-14	49			PARTMENT OF COMMERCE AND TRADEMARK OFFICE	ATTY. DOCKET N MI22-2375	١٥.		PRIORITY SERIAL NO. 09/876,722					
		LIST OF ART CITED (Use several sheets		NT	APPLICANT Winston G. Scott								
		`			PRIORITY FILING 6/6/01			PRIORITY GROUP 2812					
				U.S. PATENT DOCUMENTS									
*Examiner Initial		Document Number	Date	Name		Class	Subclas	ss Filing If Appr	Filing Date If Appropriate				
**	AA												
	AB												
-	AC												
	AD	<u></u>											
	AE												
	AF												
<u></u>	AG												
	AH												
***	AI				<u></u>			T					
	LA			· · · · · · · · · · · · · · · · · · ·									
	AK												
	AL												
			1	FOREIGN PATENT DOCUMEN	TTS								
		Document Number	Date	Country		Class	Subclas	ss <u>Tran</u>	Translation				
							<u> </u>	Yes	No				
	AM AN												
	AO												
	AP												
•		оті	HER REFEREN	CES (including Author, Title, Date	e, Pertinent Pages, Etc.)							
	AR	CAHNERS SEMICONDUCTOR INTERNATIONAL WEBSITE: Reprinted from http://www.semiconductor.net/semiconductor/issues/											
		1999/sep99/docs/feature1.asp on 3/29/2001: "Resists Join the Sub-λ Revolution", 9 pgs.											
	AS CAHNERS SEMICONDUCTOR INTERNATIONAL WEBSITE: Reprinted from http://www.semiconductor.net/semi								isues/				
		1999/aug99/docs/lithography.asp on 3/29/2001: "Paths to Smaller Features", 1 pg.											
-	АТ												
EXAMINER		<u></u>		DATE CONSIDER	RED	<u> </u>	<u></u>						
*EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.													